WHAT IS CLAIMED IS: 1 2 1. An integrated circuit comprising: a plurality of logic cells; and 3 a rearrangeable programmable network interconnecting said logic cells, said 4 programmable interconnection network having: 5 a plurality of programmable switches, each programmable switch having a 6 plurality of input terminals and a number of output terminals, signals on any input terminal 7 passed to any output terminal responsive to a programming of said switch, 8 said plurality of programmable switches arranged in a Benes network so as to 9 10 form a rearrangeable network. 11 The integrated circuit of claim 1 wherein each of said programmable switches 2. 12 13 has two input terminals. 14 The integrated circuit of claim 1 wherein said integrated circuit comprises an 3. 15 FPGA. 16 17 The integrated circuit of claim 1 wherein each programmable switch has a 18 4. plurality of latches responsive to clock signals for passing signals through said programmable 19 interconnection network in a pipelined fashion to avoid uncertainties in signal routing delays 20 through said programmable interconnection network. 21 22 The integrated circuit of claim 1 wherein predetermined ones of 5. 23 programmable switches each have a plurality of latches responsive to clock signals for 24 passing signals through said programmable interconnection network in a pipelined fashion to 25 avoid uncertainties in signal routing delays through said programmable interconnection 26

27

network.